
SHEET 1 of 41



F | G. |

SHEET 2of 41





FIG.2

SHEET 3of 41



F1G.3

SHEET 4of 41




FIG.4

SHEET 5of 41







FIG.5



ر ا ا




SHEET 8of 41




F I G. 8

SHEET 9of 41




F I G. 9


SHEET 10of 41




**SHEET 11of 41** 




SHEET 12of 41





**SHEET 13of 41** 





SHEET 14of 41












F I G. 14E



F I G. 14F

Q21 gate initial value (corresponding) to TR1	N2 node initial value	N2 node output after φ3="H"
"L"	"L"	"L"
"H"	"["	"["
"["	"H"	"H"
"H"	"H"	"["

In the case of  $\phi$  2="L" (selective discharge operation and inverted output operation)

FIG. 15A

Q21 gate initial value (corresponding) to TR1	N2 node initial value	N2 node output after φ3="H"
"L"	"L"	"["
"H"	"["	"H"
44 <u>1</u> 33	"H"	"H"
"H"	"H"	"H"

In the case of  $\phi$  2="H" (selective charge operation)

FIG. 15B





FIG. 16


Routine to exchange content of R1 with R2 SE110 Change  $\phi 4$  from "L" into "H", transfer content of R1 to TR1 and then change \$\phi 4\$ from "H" into "L" SE111 Make  $\phi 8$  into data holding state ("H"), make  $\phi$ 7 into data sense state ("L"), make  $\phi$  9 and  $\phi$  10 into "H" and transfer data of R2 to R1. Then, change  $\phi$ 7 from "L" to "H", namely, data holding state and make  $\phi 9$  and  $\phi 10$  into "L" SE112 Make  $\phi$  2 into "H". Make VBL into 0v, change  $\phi$  11 from "H" into "L", discharge TR2 to "L", change  $\phi$  11 from "L" into "H" and make TR2 into floating SE113 Apply "H" pulse to  $\phi$  3, selectively charge TR2 and transfer data of TR1 to TR2 SE114 Make  $\phi 8$  into data sense state ("L"), make  $\phi$  9 and  $\phi$  10 into "H" and transfer data of TR2 to R2 consequently, make  $\phi$  8 into data holding state ("H"), regenerate data of TR2 by R2 and make  $\phi$ 9 and φ 10 into "L" End

F I G. 17

SHEET 18of 41




F I G. 18




- G. 19

SHEET 20of 41



SHEET 21 of 41



F I G. 21

SHEET 22of 41




FIG. 22




FIG. 23

**SHEET 24of 41** 




FIG. 24




FIG. 25

SHEET 26of 41




FIG. 26

SHEET 27of 41




FIG. 27

SHEET 28of 41






FIG. 28

SHEET 29of 41




SHEET 30of 41

## Memory cell transistor threshold voltage distribution



## Memory cell transistor threshold voltage distribution



SHEET 31 of 41





FIG. 31A

FIG. 31B

**SHEET 32of 41** 




27 (WL15) 27(SSL) 33 (SL) 27 (GSL) 27 (WL1) 27 (WL0) 36(BL) 37' 27(WL14) 33d 50 30d 31d 37 28d 315<sup>28</sup>S 25 28 25 28 25SSL 26 25 26 28 25 -23 50GSL 28 50SSL p 26GSL 26SSL 25GSL n -22 р 21


FIG. 32B

Column direction

SHEET 33 of 41




F I G. 33A




F I G. 33B

**SHEET 34of 41** 



**SHEET 35of 41** 



New Application: OBLON, SPIVAK, et al. Docket No: 250051US2SDIV

Inventor: Mitsuhiro NOGUCHI et al. SHEET 36 of 41





FIG. 36A

SL







FIG. 36C



**SHEET 37of 41** 




FIG. 37 PRIOR ART

SHEET 38of 41




FIG. 38A PRIOR ART

FIG. 38B PRIOR ART

New Application: OBLON, SPIVAK, et al. Docket No: 250051US2SDIV

Inventor: Mitsuhiro NOGUCHI et al.

SHEET 39 of 41




FIG. 39 PRIOR ART

SHEET 40of 41




FIG. 40 PRIOR ART

Threshold voltage in corresponding Memory cell transistor column just after writing adjoining column threshold voltage distribution Threshold voltage Threshold voltage when in state of "01" adjoining column is erasing state and Threshold voltage corresponding column in state of "00" is verified Threshold voltage in state of "10" 0V Threshold voltage just after writing adjoining column Erasing threshold voltage Threshold voltage threshold voltage distribution when in state of "11" adjoining column is in erasing state

FIG. 41 PRIOR ART

SHEET 41 of 41




FIG. 42 PRIOR ART




FIG. 43 PRIOR ART